how does jlink use AT91SAM7S64 to generate JTAG timing?

Development Boards MicroMod
1

I want to design a openocd hardware using AT91SAM7S64 .

how can I use AT91SAM7S64 to generate JTAG timing?

Does jlink Use two USART on AT91SAM7S64 to generate JTAG timing?

Any ideas?