Before reverse engineering the schematics, there is probably someone who already looked into is.
Are the necessary signals to configure the FPGA (e.g. from a microcontroller via LAN) routed to the stackable connectors ?
(Including pins to change configuration mode). Or is everything hard wired for the on board config memory ?