OpenOCD and wiggler connecting problems

EDIT: Lying in bed trying to sleep, it dawned on me.

The CortexM3 has TWO jtag ports which I defined…but I had everything accessing port 0 instead of port 1 in the chain!! Either comment out the first port definition or change the numbering in the commands.

=============================================

I’m have seemingly major problems with the Olimex wiggler clone and openOCD on the STM32 Olimex board. I think I have the config set up right as below. When I start the daemon it returns the correct jtag device strings for the STM32, but none of the ide packages I have tried seem to work. Some like GDB & IAR seem to connect, but then fail on download or debug with error codes, or board not found.

I’m wondering if I have a bad board even though it returns the correct jtag device strings, since everything works fine with an Olimex NXP2148 board. Guess I’m getting real frustrated at this point…help!

One note, the SFE wiggler clone I have was purchased several years ago for use with an MSP430. Has there perhaps been an update since then? Thanks.

====================================

#daemon configuration

telnet_port 4444

gdb_port 3333

gdb_memory_map enable

gdb_flash_program enable

daemon_startup attach

#interface

interface parport

parport_port 0x378

parport_cable wiggler

jtag_speed 0

#use combined on interfaces or targets that can’t set TRST/SRST separately

#reset_config trst_and_srst

nTRST Open Drain:No

#jtag scan chain

#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)

#for STM32

jtag_device 4 0x1 0xf 0xe

jtag_device 5 0x1 0x1 0x1e

#target configuration

#daemon_startup reset

#target

target cortex_m3 little run_and_init 0

working_area 0 0x20000000 16384 nobackup

#flash bank <chip_width> <bus_width>

flash bank stm32x 0x08000000 0x00010000 0 0 0